拓达教育 Touchdown Education 拓达求职支持办公室Career Support Office touchdown.org.cn ↗
JobFinder为留学生筛选身份匹配的岗位

ASIC Design Engineer Graduate (Video Silicon IP)

TikTok · San Jose, CA · 8月12日 · 3周前
评分
74
发布日期
8月12日 (3周前)
签证支持
支持 (该雇主近年 H-1B 批准 442 例)
内推
有 CSO 内推渠道
公司规模
10k+
行业
互联网

岗位描述

About the team

Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve our billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.

We are looking for talented individuals to join our team. As a graduate, you will get opportunities to pursue bold ideas, tackle complex challenges, and unlock limitless growth.

Successful candidates must be able to commit to an onboarding date by the end of the year. Please state your availability and graduation date clearly in your resume.

Candidates can apply to a maximum of two positions and will be considered for jobs in the order you apply. The application limit is applicable to our Company and its affiliates' jobs globally. Applications will be reviewed on a rolling basis - we encourage you to apply early.

Responsibilities

  • As an ASIC Design Engineer in this Video Silicon IP team, we work closely with architecture, algorithm and verification teams to build high performance and low power video processing IPs. Apply your knowledge of computer architecture and ASIC design to create ASIC design for compressing, processing still images and videos.

Minimum Qualifications

  • Individuals who are completing or have recently completed a Bachelor's degree in Computer Science, Electrical Engineering or a related discipline.
  • Knowledge of Video Codecs.
  • Experience with RTL design (SystemVerilog) or High level Synthesis (HLS).
  • Experience with UVM methodology, SystemC, or DPI.
  • Good programming skills in Python for task automation.

By submitting an application for this role, you accept and agree to our global applicant privacy policy, which may be accessed here: https://careers.tiktok.com/legal/privacy

加入我的投递 →